NO. 3245 P.

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Application No.: / 09/779,096

Date: March 28, 2003

Applicant: Shi-Tron LIN, t al.

Examiner: Ori Nadav Group Art Unit 2811

02/08/2001 Filed:

Our Ref: B-4101

For: "Output Buffer with Good ESD

Hon. Commissioner of Patents and Trademarks

(618582-4/RPB:TGC)

Protection"

Washington, D.C. 20231

FAX RECEIVED

MAR 2 8 2003

Sir:

**TECHNOLOGY CENTER 2800** 

This paper is filed in response to the Office Action dated December 30, 2002. All remarks herein are made without prejudice.

## REMARKS

In sections 2-4 of the Office Action, the Examiner rejects claims 2 and 38 under 35 USC 112, second paragraph, asserting that the feature that a capacitor is coupled between a pad and the first doped region (as recited by claims 2 and 38) is in conflict with the feature that the first doped region is electrically floated in the well region (as recited by claims 1 and 34). The Applicants respectfully disagree.

In section 9 ("Response to Arguments"), the Examiner asserts that Applicants' definition of a region being electrically floating when no DC power is coupled to the region is unclear and that such definition is not well known in the art. The Examiner also asserts that it is known in the art that a